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1Abstract—Droop control has been widely applied in DC microgrids (MGs) due to its inherent modularity and ease of
implementation. Among the different droop control methods that can be adopted in DC MGs, two options have been considered in this
paper; I-V and V-I droop. I-V droop controls the DC current depending on the DC voltage whilst V-I droop regulates the DC voltage
based on the output current. The paper proposes a comparative study of V-I/I-V droop control approaches in DC MGs focusing on
steady-state power sharing performance and stability. The paper presents the control scheme for current-mode (I-V droop) and
voltage-mode (V-I droop) systems, derives the corresponding output impedance of the source subsystem including converters dynamics
and analyzes the stability of the power system when supplying constant power loads. The paper investigates first the impact on stability
of the key parameters including droop gains, local control loop dynamics and number of sources and then performs a comparison
between current-mode and voltage-mode systems in terms of stability. In addition, a generalized analytical impedance model of a
multi-source, multi-load power system is presented to investigate stability in a more realistic scenario. For this purpose, the paper
proposes the concept of “global droop gain” as an important factor to determine the stability behaviour of a parallel sources based DC
system. The theoretical analysis has been validated with experimental results from a laboratory-scale DC MG.
Index Terms— Impedance, droop control, DC power system, multiple source, constant power load, stability.
I. INTRODUCTION
In the past decade, increased awareness of limited energy resources has driven a considerable effort towards the integration of
renewable distributed generators (DG) such as wind turbines, photovoltaic and energy storage devices into the AC distribution
system. At the same time, DC microgrids (MGs) have been successfully used in automotive, high speed rail and aerospace
applications [1], [2], due to the rapid growth of power electronics technology. The extension of DC systems to power
distribution, including residential networks, has been often envisioned [3], [4]. Many renewable sources of electrical energy are
inherently DC (photovoltaic, fuel-cells, energy storage) and also most the loads are DC based. A DC architecture would therefore
reduce the number of power conversion stages, leading to a simpler structure with lower cost, higher efficiency and absence of
reactive power compensation [5]-[9].
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2Typical loads in a DC MG include voltage controlled DC-DC converters and speed controlled motor drives which behave like
constant power loads (CPLs) [10]. The negative incremental impedance shown by CPLs can undermine the stability of the DC
MG [11]-[13], and their impact must be carefully considered during the design stage.
A DC MG architecture can also incorporate the parallel operation of multiple, dissimilar electrical energy sources. The
expected benefits of using parallel energy sources include reduction of the total weight of the main generators, convenient
integration of energy storage devices and improvements in power system redundancy. Existing control methods that guarantee
power sharing can be divided into two categories; active load sharing and passive load sharing [15], [16]. For active load sharing
schemes, three approaches are popular; master-slave (MS) control [17], [18], centralized control [19] and average current control
[20]. The common drawback of these approaches is the need for a communication infrastructure linking the parallel modules.
System reliability strictly depends on the reliability of the communication system. In addition, in the master-slave and centralised
approaches, a failure in the master or central controller will lead to system failure. On the other hand, most of the recent research
is focused on passive load sharing (decentralized control method), for example, droop control [21], [22]. In decentralized control
methods, parallel modules operate independently using local measurements. Since no critical communication link is needed,
system cost is reduced and reliability is improved. The basic concept of droop control is implemented by adding a “virtual
resistance” into the existing local voltage controllers, enabling parallel operation. Due to its modularity and reliability, droop
control has been successfully applied in DC systems [23]-[26].
Existing droop control methods for voltage source converters (VSCs)-based DC MGs implement the basic concept of droop in
different ways and can be grouped in two families; current/power mode droop, including Current-Voltage (I-V) and Power-
Voltage (P-V) strategies and voltage mode droop, including V-I and V-P strategies [27]. The I-V and P-V droop methods are
shown in Fig. 1(a) and (b) [28]-[31]. In the implementation of these control methods, the DC voltage is measured and the
injected current/power is controlled according to the droop curve. Alternatively, in the V-I and V-P methods shown in Fig. 1(c)
and (d) current or power is measured and the DC voltage is regulated accordingly [32], [33].
(a) (b) (c) (d)
Fig. 1. Droop characteristic employed in VSCs. (a) I-V droop. (b) P-V droop. (c) V-I droop. (d) V-P droop.
In [35], I-V and P-V demonstrated similar performance and for this reason only I-V droop is considered in this paper as a
representative of the current/power mode strategies. For current-mode droop control, the effect of the passive components (DC
link capacitor, feeder impedance) and the power of CPLs on the stability margin have been investigated in [36], [37]. It is known
3that the stability margin increases with an increase of DC link capacitance, decrease of feeder inductance and decrease of load
power. Nevertheless, the effect of local control bandwidth and droop gains on stability has not been fully investigated.
Similarly, only V-I droop is investigated within the voltage mode methods [33], [34]. A hierarchical control scheme using V-I
droop characteristics for a parallel AC-DC converter interfaced hybrid MG is presented in [33]. Within [33] the effect of the
delay between secondary control (voltage restoration) and primary control (local DC voltage) on system stability is investigated.
However, the effect of local control bandwidth and droop gains on stability is not fully assessed. Stability of a low voltage DC
system is studied including the cable effects in [34]. In that paper the sufficient condition for stable operation is discussed but the
impact of different droop methods is not considered.
In VSC-based DC MGs, systems using different droop approaches (current/power mode or voltage mode) may show different
stability boundaries. However, until now there are no reports dealing with the performance comparison of the current-mode vs.
voltage-mode droop-controlled systems in terms of stability. To fill this gap, this paper presents a comparison of steady state
power sharing performance and stability of these two droop strategies applied to a multi-source DC MG. The main contributions
of the paper can be summarized as follows:
(1) The effect of droop gain and local control bandwidth on system stability is investigated with a comparative approach.
Moreover, state-space models and impedance models of both droop control strategies are presented and a stability analysis
comparison is conducted. It will be shown in this paper that the current-mode droop-controlled system faces instability
challenges under small droop gain whist the voltage-mode system can operate over a wider range of droop gain.
(2) Global droop gain, an important factor to facilitate the analysis of main bus V-I characteristic, is proposed in the paper and
its impact on system stability is investigated in a generalized multiple source multiple load DC MG.
The paper is organized as follows. In Section II, different droop control schemes are shown and the corresponding control
block diagrams are developed. Section III discusses the source impedances during single source operation for each droop control
approach and compares the corresponding stability boundary in terms of droop gain and local control bandwidth. In Section IV,
the impedance model of the generalized system consisting of multiple sources and loads is derived and the comparative stability
analysis is conducted by means of Nyquist contours for parallel operation. Section V shows the experimental results to validate
the theoretical analysis. Finally, the main conclusions are summarized in Section VI.
II. CURRENT MODE (I-V) AND VOLTAGE MODE (V-I) DROOP CONTROL STRATEGIES
Fig. 2 shows the equivalent circuit of a single bus DC MG with multiple sources and loads. The main DC bus is fed by two-
level, three phase active rectifiers AR1-ARn powered by sources G1-Gn (local generators or AC grid). C1-Cn correspond to the
local converter output capacitors (local buses) and Cb is a common capacitor bank installed on the main 270V DC bus. This
architecture is based on a potential DC power system in future more electric aircraft [38] which can be considered as a
4challenging case of DC MGs in islanding mode. Typical loads in the system consist of tightly controlled DC/DC converters,
motor drives and resistive loads. The basic vector control scheme for the VSC is shown in Fig. 3.
Fig. 2. Power system architecture under study. Fig. 3. Vector control strategy for the VSC.
Depending on the DC control strategy, the converter can be operated either in current-mode or in voltage-mode [27]. The
current-mode droop control scheme is shown in Fig. 4(b) with the current reference derived from the I-V droop characteristic in
Fig. 4(a), based on the DC voltage measurement as shown below,
* o dc
dc
V VI
k

 (1)
where Vo is the nominal bus voltage (270V); k is the droop gain; Vdc is the DC voltage measurement; Idc* is the generated DC
current reference.
The control scheme for voltage-mode droop-controlled VSC is shown in Fig. 5(b). As expressed in (2), the DC voltage
reference is generated according to the branch output DC current using the V-I droop characteristic shown in Fig. 5(a).
*
d c o d cV V k I  (2)
(a) (b)
Fig. 4. I-V droop and its corresponding current-mode control scheme. (a) I-V droop characteristic. (b) Current-mode control scheme.
5(a) (b)
Fig. 5. V-I droop and its corresponding voltage-mode control scheme. (a) V-I droop characteristic. (b) Voltage-mode control scheme.
A. Power Sharing Performance
For current-mode systems, Idc* can be generated by measuring either the local output voltage Vi (local voltage feedback, LVF)
or the main bus voltage Vb (global voltage feedback, GVF). The two approaches are shown in Fig. 6.
Fig. 6. Current-mode approaches. (a) LVF. (b) GVF.
Current sharing in steady-state among the parallel branches for LVF and GVF can be derived in (3) [27],
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where k1, k2, kn are the droop coefficients for parallel modules and R1, R2, Rn are the cable resistances. Equation (3) shows how in
current-mode droop with GVF the current sharing only depends on the droop gains, while in LVF the sharing is affected by cable
resistances. However, GVF can only be implemented if a measurement of the common bus voltage Vb is dispatched to all the
parallel modules, requiring a communication channel. The voltage-mode droop can only be implemented by measuring the local
current injected by each parallel module. Current sharing in steady state can be derived as:
1 2
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Equation (4) shows how the voltage-mode droop is affected by cable resistance. A comparison of the steady-state power sharing
performance of the three methods is reported in Table I. The GVF approach can provide accurate current sharing among parallel
6modules whilst the accuracy of the LVF approach is compromised by the cable resistance which changes with environmental
conditions. The GVF approach can attenuate the effect of cable impedance and improve the power sharing accuracy compared to
LVF as detailed discussed in [27], which neglects the measurement error found in practical systems.
TABLE I
PROPERTIES OF VOLTAGE MODE AND CURRENT MODE DROOP CONTROL METHODS
Droop control method Accurate power sharing Properties
Voltage-mode No Only dependent on local measurement
Current-mode (LVF) No Only dependent on local measurement
Current-mode (GVF) Yes Dependent on global voltage measurement
and communication channel
B. Control Schemes and Small Signal Modelling
(1) Current-mode Droop Control Scheme
Fig. 7 shows the equivalent control block diagram for the current-mode droop control scheme. The output of the voltage droop
controller is the DC current reference (idc*) and the DC current is regulated by a PI controller GIdc. Since the inner current loop is
much faster than the outer loop, it can be simplified by a first-order lag Gcc(s).
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Fig. 7. Control block diagram for the current-mode droop-controlled system.
Using the amplitude invariant transformation, the active power can be expressed in the dq frame as:
3 ( )
2 d d q q
P v i i v  (6)
where vd and vq are the converter terminal voltages in the dq frame and id and iq are the AC currents.
Using the classical vector control in the dq frame, the d-axis and q-axis stator voltages yield:
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7where edq is the point of common coupling (PCC) bus voltage; Rs is the stator resistance; ωe is the grid frequency in rad/s; LS is
the AC side inductance. In this paper, the q-axis is used to regulate the active power. Thus, ed is controlled to be zero and eq is the
magnitude of the phase voltage vector.
According to (7), the linearized q-axis voltage, vq , can be expressed as:
( )q s s q e s dv R L s i L i     (8)
Assuming the reactive power component equals zero (id = 0), equation (6) can be linearized about an operating point (indicated
with the subscript “o”):
3 ( )
2 q qo q qo
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By substituting equation (8) into (9), the active power perturbation can be written as:
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Fig. 8 shows the linearized control block diagram for the current-mode droop-controlled system. The control-to-output (Δidc to
Δiq*) GP_C can be expressed as:
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Fig. 8. Linearized control block diagram of the current-mode droop-controlled system.
The Idc control dynamics can be mathematically expressed as in (12),
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where kpdc and kidc are the PI control parameters for the Idc controller GIdc(s).
Due to the term (Lsiqos+Rsiqo+vqo) in the control-to-output transfer function (iqo is negative and vqo is positive at the operating
point), a positive right half plane (RHP) zero exists in the Idc control loop (GDy_CM) which can be expressed as:
qo s qo
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v R i
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L i
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8This RHP zero will pose some challenges to system stability, as will be discussed in Section III.
Considering the DC bus voltage dynamics, the relationship between DC current and voltage perturbation can be written as:
2 2
1( )dc o oo dc o dc dc o
dco dco dco dco
d v P PPC i i i v P v i
dt v v v v
        
 
       (14)
In the Laplace domain, (14) can be rewritten as:
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The overall closed loop transfer function of the Vdc droop control yields (16):
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Substituting (12) into (16), the closed loop transfer function of Vdc loop for the current-mode droop-controlled system is
expressed as follows:
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It can be inferred from (17) that the droop gain will not only affect the steady-state voltage deviation but also influence the
voltage loop bandwidth.
(2) Voltage-mode Droop Control Scheme
Fig. 9 shows the control block diagram for the voltage-mode droop-controlled system. Linearizing the system around the
equilibrium point, as shown in Fig. 10, the control-to-output (Δvdc to Δiq*) transfer function Gp_V(s) yields:
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It can be observed that a faster bandwidth within the Vdc control will challenge stability due to the RHP zero in (18). In
comparison with the current-mode droop control diagram, a small droop gain k applied to the voltage-mode droop does not
impose limitations to stability, as k appears as a feedforward term in the block diagram.
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Fig. 9. Control block diagram for the voltage-mode droop-controlled system. Fig. 10. Linearized control block diagram for the voltage-mode system.
Hence, the voltage control dynamics can be expressed as:
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where kpVdc and kiVdc are the proportional gain and integral gain of the Vdc controller GVdc, respectively. If the load disturbance is
neglected, it is inferred that the voltage dynamics are mainly determined by the controller bandwidth rather than the droop gain.
III. STABILITY ANALYSIS OF SINGLE SOURCE OPERATION
Before considering the parallel configuration, the impedance and stability properties of the two droop techniques will be
investigated within a single source scenario. The system can be represented in a cascaded way: source converter subsystem and
load converter subsystem. Assuming that the source converter and load converter are individually stable, when the output
impedance of the source converter ZS is less than the input impedance of the load converter ZL over the entire frequency range,
the stability of the cascaded system can be guaranteed based on the Middlebrook’s criterion [39]. However, it has been shown
that the previously proposed understanding of the minor loop gain (impedance ratio ZS/ZL) is sometimes incorrect [40], [41]. If
the source converter is controlled as a voltage source, the impedance ratio should be ZS/ZL but if the source converter is
controlled as a current source, the impedance ratio should be ZL/ZS. In general, the impedance on the numerator has to be the
internal impedance of the subsystem containing the voltage source or sink, and the impedance on the denominator has to be the
internal impedance of the subsystem containing the current source or sink [42], [43]. In addition, the voltage-source or current-
source should also be an independent source and should not be related to other variables (controlled source). For the current-
mode droop-controlled system as shown in Fig. 4, the DC current reference is still dependent on the voltage and the control
target is to regulate the DC terminal voltage in proportion to the load (see Fig. 7). Hence, the minor loop gain for the current-
mode approach should still be ZS /ZL when using the impedance-based approach [44], [45].
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A. Impedance Analysis
The equivalent circuits for the current-mode and voltage-mode droop-controlled systems, including the droop equations and
the local control dynamics, are shown in Fig. 11 and Fig. 12 respectively. The parasitic capacitance of the cable is much smaller
than bus capacitor (Cb) and local capacitor (Ci), and it can be included in the converter DC side capacitances. Thus, the cabling is
represented by series R-L branches (R1, L1). As discussed in [46] and [47], a linearized CPL can be approximately expressed by a
negative impedance (-RCPL) in parallel with a current source (ICPL).
2
, 2b CPLL CPL CPL
CPL b
V PZ R I
P V
     (20)
where PCPL is the absorbing power of the CPL and ZL is the input impedance of the CPL.
_
1
o
Dy CM
V G
k_
1
o
Dy CM
V G
k
_
1
b
Dy CM
V G
k_
1
1
Dy CMGk
Fig. 11. Equivalent impedance circuit for the current-mode droop approaches. (a) LVF. (b) GVF.
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Fig. 12. Equivalent impedance circuit for the voltage-mode droop approach.
According to the equivalent linearized circuits shown in Fig. 11 and 12, the source impedances for different droop approaches
can be derived as:
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GDy_CM and GDy_VM are the DC current and DC voltage control dynamics for the current-mode (see (12)) and voltage-mode (see
(19)), droop-controlled systems respectively.
Using the parameter values listed in Table II, the Bode diagrams of the LVF and GVF source impedances, as shown in Fig.
13, indicate that the stability characteristics for LVF and GVF are quite similar. In comparison to the GVF approach, LVF is not
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an accurate solution for power sharing performance. However, its control scheme can be implemented using only local
measurements. For the GVF approach, the main bus voltage needs to be measured, i.e. an extra voltage sensor and additional
communication links between the common bus and the individual parallel modules would be required within a large DC MG.
This would compromise the modular, decentralized feature of droop control. Hence, the LVF method is selected as a
representative of the current-mode droop control approach within this paper. A comparative stability analysis using the current-
mode and voltage-mode approach will be presented in the following subsection.
TABLE II
SYSTEM PARAMETERS
Category Parameter Symbol Value
Cable Cable resistance Ri 3 mΩ 
Cable inductance Li 5 µH
Droop characteristic Nominal voltage Vo 270 V
Droop gain k1 1
Capacitor Local capacitance C1 1.2 mF
Bus capacitance Cb 0.8 mF
Fig. 13. Source impedance for the current-mode droop control under LVF and GVF
approach adopting the same control parameters.
B. Effect of Local Control Bandwidth
In the current-mode droop-controlled system there are three control loops, i.e. voltage droop control, Idc control loop and inner
current loop. If the second loop, the Idc control loop, is simplified to be a first-order system with bandwidth ωIdc, the voltage loop
can be rewritten as:
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(22)
It can be inferred from (22) that decreasing the droop gain, k1, increases the voltage-loop bandwidth for the current-mode droop-
controlled system. Using the Routh-Herwitz stability criterion, in order to ensure stability the simplified DC current loop
bandwidth ωIdc should satisfy:
2
1
o
Idc
dco
P
CV
  (23)
Fig. 14 shows the source impedance of the current-mode system with different Idc control bandwidth. A tightly regulated 3 kW
buck converter can be utilized as an example of a CPL Error! Reference source not found., the input impedance of the buck
converter (load impedance ZL) is also shown to see the interaction between the source and load subsystem. Slow Idc control
dynamics (5 Hz bandwidth) will challenge the stability since the magnitude of source impedance hits the load impedance at
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around 3 Hz while the phase discrepancy between source and load impedance exceeds 180º. Increasing the Idc control bandwidth
can attenuate the peak magnitude of the source impedance and consequently enlarge the stability margin. However, it should be
noted that the RHP zero shown in (12) could impose severe stability limitations, including high gain instability and restricted
closed-loop bandwidth [51]. It can be seen that the RHP zero migrates closer to the origin and results in strict limitations on the
feasible bandwidth of the DC current loop. According to [51], the feasible bandwidth should be limited to approximately:
( )
2 2
qo s qo
Idc
s qo
v R iz
L i

 
  (24)
Normally, the DC current loop bandwidth cannot exceed the upper limit due to the cascaded control structure.
The voltage-mode droop-controlled system consists of two loops: the Vdc control loop and the inner current loop, as shown in
Fig. 9. Droop control is implemented as a feedforward link. It can be seen in Fig. 15 that with a 5 Hz Vdc control bandwidth the
source impedance magnitude hits the load impedance and the phase discrepancy is larger than 180º, indicating that the system is
unstable. With a higher control bandwidth (10 Hz or 20 Hz), the magnitude of the source impedance is always lower than the
load impedance. Therefore, it shows that the system stability is guaranteed when the Vdc control bandwidth is increased to 10 Hz
or 20 Hz. Alternatively, as can be seen from (18), the RHP zero in the plant implies that the stability margin will reduce with
increased gain in the Vdc controller.
Fig. 14. Bode diagram for the current-mode droop-controlled system with
different Idc control bandwidth.
Fig. 15. Bode diagram for the voltage-mode droop-controlled system with
different Vdc control bandwidth.
C. Effect of Droop Coefficient
(1) Equilibrium point-Upper limit
It is known that a larger droop coefficient will cause more voltage deviation [52] and therefore the system needs to be
designed carefully in order to ensure the equilibrium point is achievable according to the load power. As shown in Fig. 16, the V-
I characteristic can be expressed as:
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( )b o i i oV V k R I   (25)
For the load side, a CPL creates a hyperbolic line which can be expressed as:
CPL b oP V I (26)
where PCPL is the power of the CPL and Io is the load current. The cascaded system can operate normally only if the two curves
have an intersection point (equilibrium point). The stable equilibrium point can be derived as follows:
2 21 1( 4( ) ), ( 4( ) )
2 2b o o i i CPL o o o i i CPLi
V V V k R P I V V k R P
k
        (27)
Fig. 16(a) shows that a larger droop constant will cause bigger bus voltage deviation and can even result in there being no
intersection point between the source curve and CPL curve (for example the k3 curve). As a consequence, no steady-state
solution can be found, leading to instability. Using (27), the maximum droop gain can be derived as:
2
4
o
i i
CPL
Vk R
P
  (28)
(a) (b)
Fig. 16. Interaction between the droop-controlled source system and CPL. (a) Voltage-mode. (b) Current-mode.
(2) Source and Load impedance interaction-Upper limit
The droop coefficient will also influence the source and load impedance and consequently affect the system stability. For the
current-mode droop approach, the Bode diagram of the impact of droop coefficient variation on the source/load impedance is
shown in Fig. 17. With an increase in the droop coefficient, it can be seen that the source impedance magnitude increases
(especially at low frequencies). The DC bus voltage will reduce and as a result, the magnitude of the load impedance will
decrease according to (20) (see Fig. 17(b)). Overall, the system stability margin shrinks with increased droop gain.
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(a) (b)
Fig. 17. Bode diagram of source/load impedances with different values of droop gain using the current-mode droop control approach (6kW CPL). (a) Overview.
(b) Zoomed part of the load impedances.
The Bode plot of the source and load impedance in the voltage-mode droop-controlled system is shown in Fig. 18. Similarly
to the current-mode droop-controlled system, the source impedance magnitude in the low frequency range also increases with an
increase in the droop gain whilst the load impedance magnitude decreases. Therefore, the stability of the voltage-mode droop-
controlled system is also degraded with an increased value of the droop coefficient. However it is worth noting that in contrast
with the current-mode approach, the frequency peak within the voltage-mode approach is quite similar under different droop
gains and the peak can be attenuated by increasing the voltage loop bandwidth (see Fig. 15).
(a) (b)
Fig. 18. Bode diagram of source/load impedances with different values of droop gain using the voltage-mode droop control approach (6kW CPL). (a) Overview.
(b) Zoomed part of the load impedances.
In summary, the upper boundary of the droop gain is limited by two factors; available equilibrium point and source/load
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impedance interaction. In other words, the upper threshold value of the droop gain has to be set in order to ensure the steady-state
operating point is achievable, according to the specific system loads, and in order to avoid interaction of the source/load
impedance.
(3) Non-minimum phase property-Lower limit
For the current-mode droop approach, decreasing the droop gain k reduces the steady-state DC voltage error and increases the
voltage-loop bandwidth. However, this also reduces the damping and robustness of the system, leading to a lower boundary for
the droop gain. This effect can be explained from the standpoint of control design. Droop control is effectively a proportional
controller. As shown in Fig. 8, the inverse of the droop gain can be regarded as the proportional gain of the DC voltage
controller. Following the discussion in Section II-B, due to the presence of the RHP zero in GDy_CM, a high proportional gain
(inverse of droop gain 1/k) will push the non-minimum phase system to instability. This instability is because some of the system
eigenvalues will be in the RHP if the inverse of droop gain (1/k) increases over a threshold value. Fig. 19 shows the root contour
with respect to the proportional gain (1/k), demonstrating that the system is unstable when the inverse of droop gain 1/k is higher
than 40 (k is lower than 1/40).
Fig. 19. Root locus with respect to the inverse of the droop coefficient using the current-mode approach.
A distinct characteristic of the voltage-mode droop approach is that the droop gain lies in a feedforward term, as discussed in
Section II-B. Hence, a small droop gain k does not deteriorate the system stability. This is a significant advantage of voltage-
mode droop over current-mode droop.
D. Comparison of Stability Boundary
A comparison of the control properties of current-mode and voltage-mode droop control is listed in Table III. Comparing the
control schemes in Figs. 7 and 9, three control loops exist in current-mode system whilst only two cascaded loops exist in the
voltage-mode system. The local control bandwidth (Idc control bandwidth for current-mode system / Vdc bandwidth for voltage-
mode system) are limited by the non-minimum phase property (upper boundary) and source/load impedance interaction (lower
boundary).
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TABLE III
COMPARISON OF THE CONTROL PROPERTIES UNDER CURRENT/VOLTAGE MODE DROOP CONTROL
Control bandwidth
Droop mode Upper Limit Lower Limit Control loops
Current-mode Non-minimum phase
property (Eq. (24))
Source/load impedance
interaction (Eq. (23))
DC voltage control + DC current control +
Inner current control
Voltage-mode Non-minimum phase
property
Source/load impedance
interaction
DC voltage control + Inner current control
The limitations on stability imposed by the droop gain are summarized in Table IV. For current-mode droop control, the RHP
zero in GDy_CM imposes a tighter lower limit for the droop gain and restricts the system stability. In contrast, voltage-mode droop
control can operate with a wider range of droop gain, even with zero droop gain, i.e. constant voltage control. However, for both
droop approaches a larger droop gain will reduce the stability margin, introduce more voltage deviation and even cause non-
operability of the system due to the absence of a steady-state operating point. Furthermore, in the current-mode droop-controlled
system, the droop gain will influence the DC voltage control dynamics, however, in the voltage-mode droop-controlled system
the DC voltage dynamics are not affected by the droop gain (see Section II-B).
TABLE IV
COMPARISON OF UPPER AND LOWER LIMIT FOR THE DROOP GAIN UNDER CURRENT/VOLTAGE MODE DROOP CONTROL
Droop gain
Droop mode Upper Limit Lower Limit Control blockdiagram
Influence on DC
voltage dynamics
Current-mode Equilibrium point + Source/load
impedance interaction
Non-minimum
phase property
Proportional
controller in forward
channel
Yes
Voltage-mode Equilibrium point + Source/load
impedance interaction
Not less than 0 Feedforward term No
The state-space models of VSCs under current-mode and voltage-mode droop control are developed as follows:
( , , , , , )
( , , , , , )
T
c c c c dc d q id iq Idci
T
v v v v dc d q id iq Vdci
x A x x v i i X X X
x A x x v i i X X X


       

       
(29)
where xc and Ac are the state and matrix of current-mode droop-controlled system; xv and Av are the state and matrix of the
voltage-mode droop-controlled system. ௜ܺௗ,ܺ ௜௤ , ܺூௗ௖௜, ܺ௏ௗ௖௜ are the states associated with the PI controllers for the dq-axes
current controllers, DC current and DC voltage, respectively. The explicit form of the state matrices can be found in the
Appendix.
Based on these models, a comparison of eigenvalue contours of the current/voltage-mode droop-controlled systems is shown
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in Fig. 20. It can be seen in Fig. 20(a) that some eigenvalues move towards the right half plane (RHP) with decreasing droop
gain. In this case the current-mode system is unstable if the droop gain is smaller than 0.03. In contrast, it is shown in Fig. 20(b)
that the voltage-mode droop-controlled system is stable even with zero droop gain.
Pole-Zero Map
Real Axis (seconds-1)
Im
ag
in
ar
y
A
xi
s
(s
ec
on
ds
-1
)
-4000 -2000 0 2000 4000
-6000
-4000
-2000
0
2000
4000
6000 Pole-Zero Map
Real Axis (seconds -1)
Im
ag
in
ar
y
A
xi
s
(s
ec
on
ds
-1
)
-3500 -3000 -2500 -2000 -1500 -1000 -500 0-30
-20
-10
0
10
20
30
(a) (b)
Fig. 20. Eigenvalue contours with respect to droop gain variation from 0.2 to 0 at each step of -0.02 in (a) current-mode droop-controlled
system, (b) voltage-mode droop-controlled system.
The current-mode droop-controlled system will evolve to constant current control if the droop gain k approaches infinity.
Alternatively, under the zero droop gain, the voltage-mode droop control effectively becomes constant voltage control. Thus, the
developed state-space model can be also applied to the constant current/voltage controlled system.
Depending on the practical application, the required droop method can be chosen appropriately. If constant nominal voltage
control is not required, and the main control objective of the VSCs is to inject/absorb current/power, then current-mode droop
control is preferred. In this case, the DC voltage will reduce according to the load and the reduction rate will be related to the
droop slope. Nevertheless, the nominal voltage (270 V in this study) can not be obtained when the system is loaded since the
current-mode droop control approach is not feasible under zero droop gain. In contrast, if DC voltage needs to be tightly
regulated, and the nominal voltage is required in full load conditions, then voltage-mode droop control is recommended.
IV. GENERALIZED MULTI-SOURCE MULTI-LOAD SYSTEM
In practical applications, a DC MG is composed of multiple sources and multiple loads, an example of this is shown in Fig. 2.
This section will extend the impedance analysis presented in Section III to the general case of multiple sources feeding a
common bus with multiple loads. Stability assessment of parallel source operation, including the impact of the power sharing
ratio and the number of parallel modules, has been performed.
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A. DC Bus V-I Characteristic
Similar to the individual droop line in each parallel module, the V-I characteristic at the DC bus can be expressed as a
function of a global equivalent droop gain:
1 1 1 2 2 2( ) ( ) ... ( )b o o o n n nV V I k R V I k R V I k R          (30)
where I1, I2, … In; k1, k2, … kn are the branch currents and droop gains for the parallel modules. Vo represents the nominal voltage
(270V in this study) and Vb is the bus voltage. Thus, the total load current can be expressed as:
1 2
1
1... ( )
n
Lt n o b
i i i
I I I I V V
k R
     

 (31)
which can be reformatted as follows:
1
1
1b o Lt n
i i i
V V I
k R
 


(32)
The global droop gain kt, which defines the slope of DC bus V-I characteristic, can be expressed as:
1 1
1 1,
1 1t tn n
i ii i i
k k
k R k 
 

 
(33)
where Ri is the ith branch cable resistance and the droop coefficient is assumed to be much larger than the cable resistance (ki >>
Ri). As shown in Fig. 21, the relationship between global droop gain kt and individual droop gain ki shows that the global droop
curve is stiffer than the individual droop characteristic. This indicates that, under the same load condition, the bus voltage
deviation is smaller if more sources with identical droop gain are connected. It can be seen from (32) that the DC bus voltage, Vb,
is determined by the global droop gain kt and total load current ILt. Even if the individual values of droop gains are different, the
bus voltage will be identical as long as the individual droop gains yield the same global droop coefficient, kt, in (33). As a result,
individual droop gains can be selected based on their desired ratio as:
1
1
N
t
i i
ii
kk n
n 
 
  
 
 (34)
where ni represents the current sharing percentage of ith module.
Fig. 21. Relationship between the global droop gain and individual droop gain.
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B. Source/Load Impedance
Extending the derivation of Section III to a multiple source system, the overall source impedance can be derived as:
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In DC MGs, there can be a lot of power electronic interfaced loads with CPL behavior, as shown in Fig. 22(a). From the
viewpoint of impedance analysis, the parallel CPLs can be modelled as shown in Fig. 22(b) in a small signal manner and the total
input load admittance of the cumulative CPL can then be equivalently represented as shown in Fig. 22(c). Therefore, the input
impedance of CPL (ZCPL) can be expressed as:
2
1 2
2 2 2
1
1
1 / 1 / 1 / [ ( )]
n
CPL CPL CPLm b
CPLt CPLt CPLi m
i b b b
CPLi
i
P P P VZ Y Y
V V V P

        

 (36)
where PCPLi is the power of ith CPL. Hence, similar to the model of a single CPL in (20), total overall cumulative CPLs can still
be represented as a negative impedance (-RCPLt) in parallel with a current source (ICPLt):
2
1
1
, 2
m
CPLi
b i
CPLt CPLtm
b
CPLi
i
P
VR I
VP


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

(37)
Fig. 22. Multiple CPL modelling. (a) Topology of single bus feeding multiple CPLs. (b) Small signal model of parallel CPLs. (c) Impedance model of
cumulative CPL.
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C. Sensitivity Analysis
The Nyquist stability criterion has been widely accepted for stability analysis [14]. Fig. 23 shows the Nyquist plots of the
minor loop gain for the current-mode droop-controlled system under a 6 kW CPL. Since each individual droop gain is set to 1,
the global droop gain kt decreases with an increasing number of parallel sources. As a consequence, the voltage across the main
bus increases and the magnitude of the load impedance is reduced (helpful for improving stability). It can also be seen from Fig.
23(a) that the Nyquist diagram of the single source system encircles the critical point (-1, j0) and the Nyquist contour
dramatically moves further towards the RHP with an increasing number of parallel sources, which indicates that a higher stability
margin is achieved by increasing the number of parallel modules.
(a) (b)
Fig. 23. Nyquist contours for the current-mode droop-controlled systems (a) ki = 1. (b) kt = 1.
Fig. 23(b) shows the Nyquist plots of the minor loop gain for various current-mode droop-controlled systems with identical
global droop gain. It can be observed that the Nyquist contour moves towards right with increasing the number of parallel
sources, which reveals that system stability could be still improved.
For a 6 kW CPL, the Nyquist diagrams of the minor loop gain for a voltage-mode droop-controlled system are shown in Fig.
24. An overview of the Nyquist contours is shown in Fig. 24(a) and it can be clearly seen from the zoomed version in Fig. 24(b)
that the Nyquist contour of the single source system encircles the (-1, j0) whilst the systems with more parallel sources do not
encircle the critical point. This indicates that the stability is improved by increasing the number of modules with the same
individual droop gain. In addition, Fig. 25(b) shows that under parallel operation, with the same global droop gain, the system
shows a larger stability margin.
N=1
N=2
N=3
N=1
(Blue)
N=2
(Green)
N=3
(Red)
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(a) (b)
Fig. 24. Nyquist contours for the voltage-mode droop-controlled system with individual droop gain ki = 1. (a) Overview. (b) Zoomed part around (-1, j0).
(a) (b)
Fig. 25. Nyquist contours for the voltage-mode droop-controlled system with global droop gain kt = 1. (a) Overview. (b) Zoomed part around (-1, j0).
To summarize, the global droop gain is an important factor when evaluating the stability of a multiple source system which
feeds a single bus. With an increased number of parallel modules the global droop gain reduces, and as a consequence, the
stability margin is improved for both current-mode and voltage-mode droop controllers. For both modes, paralleling sources
while maintaining identical global droop gain shows a higher stability margin than the single source system.
V. EXPERIMENTAL VERIFICATION
The schematic of the experimental system is shown in Fig. 26. A test rig was used to validate the analytical findings based on
three active front-end converters (SEMIKRON’s IGBTS Power Stack-SEMIKUBE: SKM400GB12E4) with a programmable
AC source (CHROMA QuadTech 31120) providing the AC inputs. The system was isolated by three step-down transformers to
avoid circulating currents between parallel modules. Control algorithms and signal conditioning are implemented in custom
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DSP/FPGA boards. The load is represented by a buck converter which is tightly controlled as a CPL, as illustrated in Fig. 27.
The experimental setup is shown in Fig. 28 and the parameters of the experimental system are listed in Table V.
270 V
DC Bus
Cable 1
V1
C1
R1 L1
V2
C2
R2 L2
Cb
Cable 2
Vb
DC/DC
converter
I2
I1
ILt
V3R3L3
C3Cable 3
Conv 3
I3
Conv 1
Conv 2
TF 1
TF 2
TF 3
Pcpl
ChromaGrid
415V/160V, Y/y
415V/160V, Y/y
415V/160V, Y/y
Lc
Lc
Lc
Fig. 26. Schematic of experimental system.
Fig. 27. Control scheme for the DC/DC converter as a CPL. Fig. 28. Experimental setup.
TABLE V
EXPERIMENTAL SYSTEM PARAMETERS
Category Parameter Value
Three phase grid Grid source voltage 415 V line-to-line RMS
Transformer
TF 1, 2, 3
Transformation ratio 415 V/160 V, Y/y
Rated capacity 20 kVA
AC Side
Inductor
AC side inductance Lc 1.2 mH
Parasitic resistance 0.1 Ω 
DC/DC Converter
Load RDC 9.2 Ω 
Inductance LDC 1.3 mH
VSC
(Conv 1, 2, 3)
Switching frequency 10 kHz
Local capacitance Ci 1.2 mF
DC Link
DC link capacitance Cb 0.8 mF
Nominal bus voltage Vo 270 V
Cable
Cable resistance Ri 0.02 Ω 
Cable inductance Li 2 µH
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A. Current-mode Droop Control – Single Source
In this subsection, current-mode droop control is employed and the effect of both the local DC current control bandwidth and
the droop gain are validated experimentally. First, the current-mode droop control (Fig. 4) is tested with a single converter
feeding the CPL and the droop gain k1 is set to 2. The bus voltage and current behavior while increasing the power of the CPL
are shown in Fig. 29. Fig. 29(a) shows the system response to increasing the power of the CPL with a 5 Hz local Idc control
bandwidth. This demonstrates the system is stable until a 3 Hz oscillation appears at 3 kW, confirming the analysis in Fig. 14.
This experimentally verifies that high power CPLs deteriorate the system stability and demonstrates the impact of the low
frequency resonance peak under low bandwidth control. Fig. 29(b) shows that the system can be stabilized by increasing the
control bandwidth (in this case to 50 Hz) while also improving the dynamic response.
(a) (b)
Fig. 29. Experimental results with different local control bandwidth. (a) 10 Hz control bandwidth. (b) 50 Hz control bandwidth.
Fig. 30 shows the effect of the Idc control bandwidth on stability when the system has a 3 kW CPL. It can be seen that
increasing the Idc control bandwidth results in attenuation of the low frequency oscillation in bus voltage. These results match the
analytically predicted effect of the control bandwidth on stability which was discussed in Section III-B. Fig. 31 shows the impact
of reduced droop gain. Due to the non-minimum phase property of the system, oscillation and eventual instability can be
observed when k1 becomes equal to 0.03. The result matches the stability prediction regarding the effect of droop gain in Section
III-C and D, as previously discussed, it is the RHP zero which poses a challenge to system stability under small droop gain.
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Fig. 30. Experimental results with varying control bandwidth. Fig. 31. Experimental results with decreased droop gain.
Fig. 32 shows the impact of current-mode droop control on the bus voltage control dynamics when the system is subjected to
a load power step from 2 kW to 3 kW. In terms of the transient response, it can be seen in Fig. 32(a) that the transient time is
0.32 s for a droop gain, k, equal to 2, whilst the bus voltage reaches steady state much faster (0.2 s) if the droop gain is set to 1.
This experimentally verifies that that the droop gain will affect the voltage loop bandwidth when utilizing the current-mode
approach and confirms the discussion in Section III-B and C.
(a) (b)
Fig. 32. Bus voltage dynamics in the current-mode droop-controlled system when subjecting to a load power step from 2 kW to 3 kW. (a) k = 2; (b) k = 1.
B. Voltage-mode Droop Control – Single Source
The voltage-mode droop control strategy (shown in Fig. 5) has also been tested with a single converter to observe the effect of
the Vdc control bandwidth, and the droop gain, on the system stability. Due to the RHP zero, the Vdc control bandwidth needs to
be limited for stable operation. Fig. 33 shows the experimental results with different Vdc control bandwidths. It can be seen that
with a 10 Hz control bandwidth the system is stable over a CPL power ranging from 0 to 3 kW whilst with a 100 Hz control
bandwidth the system shows significant oscillation when the load is around 3 kW. This result supports the instability discussion
in Section III-B.
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(a) (b)
(c) (d)
Fig. 33. Experimental result with different control bandwidths. (a) 3 Hz; (b) 10 Hz; (c)100 Hz; (d) Zoomed of oscillation part in (c).
Since the droop gain belongs to a feedforward path within the voltage-mode droop control scheme, the system stability will
not be degraded by small droop gains. It can be seen from Fig. 34 that under voltage-mode droop control the system shows
stability improvement under small droop gains in comparison with current-mode droop control (see Fig. 31). Again, this result is
in accordance with the theoretical discussions in Section III-C and D.
Fig. 34. Experimental result with varying droop gains at 10 Hz control bandwidth.
As a counterpart of Fig. 32, Fig. 35 shows the impact of voltage-mode droop control on the bus voltage dynamics when the
system is subjected to a load power step from 2 kW to 3 kW. The steady-state bus voltage is identical in both Fig. 32 and Fig. 35;
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251 V under 2 kW load and 260 V under 3 kW load. However, unlike the current-mode approach, for the voltage-mode droop-
controlled system the transient time is very similar under different droop gains, supporting the analysis of DC voltage control
dynamics presented in Section II-B.
(a) (b)
Fig. 35. Bus voltage dynamics in the voltage-mode droop-controlled system when subjecting to a load power step from 2 kW to 3 kW. (a) k = 2; (b) k = 1.
C. Parallel Operation
Parallel operation of multiple sources with identical global droop gain has also been tested to validate the expected stability
improvements. The experimental results are shown in Fig. 36. It can be seen in Fig. 36(a) that under single source operation the
system becomes unstable under a CPL of 6 kW. However, with the same global droop gain, stable operations of a twin source
system and three source system are achieved, as shown in Fig. 36(b) and (c). The experimental results verify the discussion of
system stability under parallel operation in Section IV-C (see Fig. 23(b)), and confirm that using the current-mode droop control
approach, parallel operation with identical global droop gain can improve the system stability.
The effect of parallel operation with the same individual droop gain (ki = 1) has been also tested and the results are shown in
Fig. 37. As discussed in Section IV-C, the global droop gain reduces as the numbers of parallel modules with the same individual
droop constant increases. The overall source impedance reduces and consequently, stability is improved by parallel operation. In
Fig. 37, at t = 0 s, the load is set at 3 kW and only Conv 1 is operating. The instability point is predicted at 6 kW CPL (see Fig.
36(a)). At t = 1.1 s, Conv 2 is connected and begins to operate in parallel with Conv 1. As a result, the global droop gain reduces
and the bus voltage increases. It can be seen that the twin source system is stable until the CPL reaches 7 kW. Again, this
demonstrates that compared with single source operation, parallel operation with the same individual droop gains significantly
improves the system stability (consistent with Fig. 23(a)).
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(c)
Fig. 36. Experimental results for parallel operation using the current-mode approach under 50 Hz control bandwidth. (a) Single source operation: Conv 1
operates at k1 = 1, and Conv 2, 3 are disconnected. (b) Twin source operation: Conv 1, 2 operate at k1 = k2 = 2 (kt = 1). (c) Three source operation: Conv 1, 2, 3
operate at k1 = k2 = k3 = 3 (kt = 1).
Fig. 37. Experiment result for parallel sources with identical individual droop gains (k1 = k2 = 1, kt = 0.5).
VI. CONCLUSION
In this paper, current-mode (using the I-V characteristic) and voltage-mode (using the V-I characteristic) droop control
schemes in VSC-based DC MGs were compared in terms of power sharing and stability. The equivalent source and load
impedance have been derived and stability assessment of a generalized multi-source multi-load DC MG system has been carried
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out to explore the impact of parallel operation. The theoretical analysis was supported by experimental results from a 7 kW lab
prototype. The main findings of the paper can be highlighted as follows:
(1) Current-mode droop control uses a DC current controller to regulate the injected current from each terminal based on the
voltage measurements. Among the current-mode droop control schemes, GVF shows better power sharing performance but
additional sensors or communication lines are needed which compromises the modularity and reliability of droop control. LVF
and GVF methods display similar stability performance when taking the converter dynamics into account.
(2) When utilizing current-mode droop control, increased DC current control bandwidth is helpful for stability enhancement
of the system since it avoids the source/load impedance interactions. However, the upper boundary of DC current control
bandwidth is limited by the RHP zero. For the current-mode droop-controlled system, the DC voltage dynamics are affected by
the DC current control bandwidth and the droop gain. It has been demonstrated that increasing the droop gain will reduce the
voltage loop bandwidth.
(3) In contrast to the current-mode approach, voltage-mode droop control regulates the terminal voltage based on current
measurements. The RHP zero causes high gain instability within the Vdc controller, i.e. the system will easily go unstable when
the Vdc controller has a high gain. When utilizing voltage-mode droop control, the voltage loop bandwidth is mainly determined
by the voltage controller rather than the droop gain.
(4) Assuming the existence of a steady state operating point, and the absence of source/load impedance interactions, an upper
boundary for the droop gain can be defined in both techniques. Under current-mode droop control, a lower boundary is imposed
due to the RHP zero, whilst voltage-mode droop control is feasible for wider droop gain settings even under zero droop gain
(constant DC voltage control).
(5) Global droop gain, a crucial factor to show the main bus V-I characteristic, was proposed in this paper to compare and
analyze the stability of multi-source multi-load system. It has been shown both analytically and experimentally that parallel
operation improves the system stability for both droop strategies.
APPENDIX
The state matrix of the current-mode droop-controlled system Ac discussed in Section III-D is shown as follows:
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22 25
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The matrix elements are shown below.
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KIdp, KIdi are the proportional and integral gain of the d-axis current controller; KIqp, KIqi are the proportional and integral gain of
the q-axis current controller; KIdcp, KIdci are the proportional and integral gain of dc current controller.
The state matrix of the voltage-mode droop-controlled system Av discussed in Section III-D is shown as follows:
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where KVdcp, KVdci are the proportional and integral gain of dc current controller.
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